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Abstract 
//; order to obtain depth perception in computer vision, one needs to process pairs of stereo images. This 
process is computationally challenging to be carried out in real-time, because it requires the search for 
mulches between objects in both images. Such process is significantly simplified if the images are 
rectified. Stereo image rectification involves a matrix transformation which when done in software will not 
produce real-time results Hut in stereo vision applications this feature is very demanding On the other hand, 
applying those transformations to the video frames is very restricted by real-time constraints Therefore, the 
video streaming and matrix transformation are not usually implemented in the same system. Our product is a 
stereo camera pair which produces a rectified real lime image output with a resolution of 32(1x240 at a frame 
rate of 15FPS and delivers them via a I00-I:thernel interface. We use an Spartan 3f FPGA for real-time 
processing within which we implement an image rectification algorithm. 
